advanced knowledge of analog integrated circuit design
Design and layout of an IC with Cadence
Design for Testability
Termine für die VO Design for Testability werden in der Vorbesprechung vereinbart.
The student must have at least 1 of the course(s) completed listed below: